



## National Level Seminar On

## VLSI Design –Trends and Practices

June 26<sup>h</sup> to 28<sup>th</sup>, 2023

### Organized by

Centre for Nanoelectronics & VLSI Design  
VIT Chennai

### Sponsored by

Science and Engineering Research Board  
Department of Science and Technology  
Govt. of India



### Coordinators

Dr. Sasipriya. P  
Dr. Anita Angeline A  
Centre for Nanoelectronics and VLSI Design  
VIT Chennai

### VIT CHENNAI

VIT has made a mark in the field of higher education in India imparting quality education in a multi-cultural ambience, intertwined with extensive application-oriented research. VIT was established by well-known educationalist and former parliamentarian, Dr. G. Viswanathan, Founder and Chancellor, a visionary who transformed VIT into a center of excellence in higher technical education. VIT was established with the aim to provide quality higher education on par with International Standards. The Chennai campus, VIT Chennai, started functioning from 2010, persistently seeks and adopts innovative methods to improve the quality of higher education on a consistent basis. MHRD, Govt. of India ranked VIT as No.12 among the Engineering Institutions (NIRF2022 ranking). VIT Chennai is ably spearheaded by Chancellor **Dr G Viswanathan**, Vice Presidents **Mr. Sankar Viswanathan**, **Dr Sekar Viswanathan** and **Dr G V Selvam**, **Ms. Kadhambari S Viswanathan**, Assistant Vice President, **Dr. Rambabu Kodali**, Vice Chancellor and **Dr. V S Kanchana Bhaaskaran**, Pro Vice Chancellor.

They share in the mission to make VIT a global center. The focuses are to:

- Maximize the Industrial Connectivity.
- Create Centers of Excellence in niche areas of research.
- Enrich Technological and Managerial Human Capital nurtured in a multicultural ambience.
- Provide common platform for the agglomeration of ideas of personnel from various walks of life for learning enrichment.
- Create opportunities and exploit the available resources to benefit industry/society.
- Encourage participation in the National Agenda of knowledge building.
- Foster International collaborations for mutual benefits in areas of research concerned.

### ADDRESS FOR COMMUNICATION

Dr. Sasipriya. P/ Dr. Anita Angeline. A  
Associate Professor  
Centre for Nanoelectronics and VLSI Design  
VIT Chennai  
Mobile: 9176611845/ 9500006792  
Email: sasipriya.p@vit.ac.in / anitaangeline.a@vit.ac.in

### ABOUT THE PROGRAM

VLSI is found to be one of the greatest technology innovations in the modern electronic products and computer manufacturing industry especially in the design of processors. With the growing trend in Artificial Intelligence, Wireless Communication and Health Wearables, the IC design demand high performance processors. High-performance CPUs, fabric, memory and storage, and networking components and accelerators for specialized HPC workloads are the main factors that makes the high-performance computing possible. In this aspect, the proposed seminar imparts insights on

- Hardware Accelerators
- Low Power Optimization in Hardware
- Hardware Software Co-design
- In-Memory Computing
- MEMS interfacing

Also, demo on MP-SoC using HLS and custom design flow will facilitate towards research in this domain.

### RESOURCE PERSONS

Experts from various reputed academic Institutions and VLSI Industry

### TARGET AUDIENCE

Scientists, Research scholars, Faculty and PG students working in the field of VLSI design.

### REGISTRATION

Link: <http://surl.li/hsutv>

Last date for applying: 22<sup>nd</sup> June 2023

Confirmation to the participants: 24<sup>th</sup> June 2023

Registration Fee: Nil

TA will be provided for limited participants

