Ph.D./Direct Ph.D. Programme - 2024 July Session – Apply Now Integrated M.Tech.(5 Year Programmes) - Apply Now VITEEE 2024 - Apply Now M.Tech Application 2024- Apply Now Careers VIT Vellore VIT – AP VIT Bhopal VIT Bangalore

Dr. Ananiah Durai S



PhD: Massey University, Auckland, New Zealand

Research Area: CMOS-MEMS, Analog IC Design, Hardware Cryptography


Employee ID50617
Educational details (Please mention all the degrees with latest first)
DegreePassed out yearSpecializationInstitute/University/ College
PhD2015Integrated ElectronicsMassey University, Auckland, New Zealand
M.Tech2004Applied ElectronicsKarunya Institute of Technology, Coimbatore, Anna University.
B.E./B.Tech1998Electronics & Communication EngineeringMadras University
Research Details
Areas of SpecializationCMOS-MEMS, Hardware Cryptography
Scopus ID
H-index (scopus)3
Google Scholar ID
i10 index3
On-going Consultancy Project Details
On-going Consultancy Project TitleFunding Agency
Design of Interface Electronics for MEMS DesignCentre for Innovation Incubation Research and Consultancy

Jyothy Institute of Techology, Tataguni, off kanakapura Road

Bangalore – 560082

Ongoing Funded Project Details              
Ongoing Funded Project TitleFunding Agency
Lower Atmospheric Wind Profile (LAWP)- MST Radar signal processing using Variational Mode Decomposition (VMD) based Adaptive Structures,Funded by ISRO, Bangalore
Completed Funded Project Details
Completed Funded Project TitleFunding Agency
Thermal-Drift Aware Modeling and Design of Surface Stress based Micro/Nano Composite Cantilevers with Integrated Piezoresistors for Biosensing ApplicationsDST SERB under extramural scheme Duration : 3 years – 2016-2019
Book / Book Chapter Published Details
FPGA Implementation of Masked-AE$HA-2 for Digital Signature ApplicationAlgorithms for Intelligent Systems, Springer2021
Design and Implementation of Wearable Patient Health Monitoring System using WBAN &IoTECS Transaction, IOPScience2022
Review of Invasive & Minimally Invasive Techniques for Biomedical applications: Design AspectsECS Transaction, IOPScience2022
A Comprehensive Survey on Different Lightweight Asymmetric Key Cryptographic algorithm for Resource Constrained DevicesECS Transaction, IOPScience2022
Design of dual transduction-based CMOS-MEMS Electronic StethoscopeECS Transaction, IOPScience2022
Awards & Recognition Details(only national and international awards and recognitions)
Name of the award, awarding agency, year of award
Research Award for the funded Project during 2017, 2018, 2019 and 2020
Major International CollaborationDetails  – AcademicCollaboration Details
Type of collaboration (Research & publication/Funded Project/consultancy etc.), collaborating institute, year of collaboration
A Book Chapter titled “FPGA Implementation of Masked-AE$HA-2 for Digital Signature Application” is published in collaboration with Dr.Nabihah Ahmad, Associate Professor, UTHM, Malaysia, as a Co-Author.

Apply Now